D-PHY is a interface (except for the bidirectional LPDT option). It uses 1 clock lane + 1 to 4 data lanes .
The evolution of the D-PHY 2.0 family introduced several breakthrough features to align with advanced semiconductor manufacturing: MIPI D-PHY mipi d phy 2.0 specification